## Purdue University Purdue e-Pubs

Birck and NCN Publications

Birck Nanotechnology Center

November 2007

## Enhancement-mode GaAs metal-oxidesemiconductor high-electron-mobility transistors with atomic layer deposited Al2O3 as gate dielectric

H C. Lin Purdue University

T Yang Purdue University

Hasan Sharifi Purdue University - Main Campus, hsharifi@purdue.edu

S K. Kim Purdue University

Y Xuan Purdue University

See next page for additional authors

Follow this and additional works at: http://docs.lib.purdue.edu/nanopub

Lin, H C.; Yang, T; Sharifi, Hasan; Kim, S K.; Xuan, Y; Shen, T; Mohammadi, Saeed; and Ye, P. D., "Enhancement-mode GaAs metaloxide-semiconductor high-electron-mobility transistors with atomic layer deposited Al2O3 as gate dielectric" (2007). *Birck and NCN Publications*. Paper 238. http://docs.lib.purdue.edu/nanopub/238

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

## Authors

H C. Lin, T Yang, Hasan Sharifi, S K. Kim, Y Xuan, T Shen, Saeed Mohammadi, and P. D. Ye

## Enhancement-mode GaAs metal-oxide-semiconductor high-electronmobility transistors with atomic layer deposited Al<sub>2</sub>O<sub>3</sub> as gate dielectric

H. C. Lin, T. Yang, H. Sharifi, S. K. Kim, Y. Xuan, T. Shen, S. Mohammadi, and P. D. Ye<sup>a)</sup> School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

(Received 3 October 2007; accepted 29 October 2007; published online 19 November 2007)

Enhancement-mode GaAs metal-oxide-semiconductor high-electron-mobility transistors (MOS-HEMTs) with ex situ atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> as gate dielectrics are studied. Maximum drain currents of 211 and 263 mA/mm are obtained for 1  $\mu$ m gate-length Al<sub>2</sub>O<sub>3</sub> MOS-HEMTs with 3 and 6 nm thick gate oxide, respectively. C-V characteristic shows negligible hysteresis and frequency dispersion. The gate leakage current density of the MOS-HEMTs is 3-5 orders of magnitude lower than the conventional HEMTs under similar bias conditions. The drain current on-off ratio of MOS-HEMTs is  $\sim 3 \times 10^3$  with a subthreshold swing of 90 mV/decade. A maximum cutoff frequency  $(f_T)$  of 27.3 GHz and maximum oscillation frequency  $(f_{max})$  of 39.9 GHz and an effective channel mobility of  $4250 \text{ cm}^2/\text{V} \text{ s}$  are measured for the 1  $\mu\text{m}$  gate-length Al<sub>2</sub>O<sub>3</sub> MOS-HEMT with 6 nm gate oxide. Hooge's constant measured by low frequency noise spectral density characterization is  $3.7 \times 10^{-5}$  for the same device. © 2007 American Institute of Physics. [DOI: 10.1063/1.2814052]

Unlike normally on depletion-mode (D-mode) transistors, normally off enhancement-mode (E-mode) devices exhibit low static power consumption and constitute the backbone of today's Si digital circuitry. Normally off, E-mode GaAs metal-semiconductor field-effect transistors (MES-FETs) and GaAs high-electron-mobility transistors (HEMTs) have been demonstrated by various research groups.<sup>1-4</sup> However, in GaAs MESFETs and HEMTs, the Schottky-contact gate formation suffers from high leakage current, which limits the input dynamic range, increases the noise figure, and prevents the large scale integration of these transistors. In order to restrain the gate leakage current, insulating layers were introduced between metal gates and compound semiconductors through different techniques such as in situ molecular beam expitaxy (MBE)  $Ga_2O_3(Gd_2O_3)$  (Refs. 5–7) or *ex situ* atomic-layer-deposited (ALD) high-k dielectrics.<sup>8–13</sup>

In this letter, we report E-mode GaAs metal-oxidesemiconductor (MOS) HEMTs using *ex situ* ALD Al<sub>2</sub>O<sub>3</sub> as gate dielectric. The high electron-mobility channel is still at AlGaAs/InGaAs heterojunction like HEMT, though high-*k* dielectric is introduced to significantly reduce the gate leakage current. Al<sub>2</sub>O<sub>3</sub> has a high bandgap (~9 eV), a high breakdown electric field (5–30 MV/cm),<sup>14</sup> high thermal stability (up to at least 850 °C), and a good interface quality on GaAs.<sup>15</sup> The disadvantage of Al<sub>2</sub>O<sub>3</sub> is its relatively low *k* value (8.6–10), compared to HfO<sub>2</sub> (20–26).<sup>16</sup>

Figure 1(a) shows the cross section of the ALD high-*k* GaAs MOS-HEMT structure. Using MBE, a 5 nm undoped Al<sub>0.20</sub>Ga<sub>0.80</sub>As, 12 nm undoped In<sub>0.20</sub>Ga<sub>0.80</sub>As and 23 nm undoped Al<sub>0.20</sub>Ga<sub>0.80</sub>As ( $4 \times 10^{12}$  cm<sup>2</sup> Si  $\delta$ -doping layer located 3 nm above InGaAs), 1.5 nm *n*-doped  $1 \times 10^{18}$  cm<sup>-3</sup> AlAs etch stop layer, and 60 nm *n*-doped  $5 \times 10^{18}$  cm<sup>-3</sup> GaAs top layer have been sequentially grown on a GaAs buffer layer and 4 in. semi-insulating GaAs substrate. Device isolation is achieved by oxygen implantation. Gate recess is performed

by wet etching using succinic acid and hydrogen peroxide solution at PH value equal to 4.2. The AlAs etch stop layer could be easily removed by hydrochloric acid solution (HCl: $H_2O=1:1$ ). After recess, the wafers are treated by ammonia-based surface treatment<sup>15</sup> and are subsequently transferred to an ASM F-120 ALD reactor for Al<sub>2</sub>O<sub>3</sub> growth followed by a 600 °C postdeposition annealing. The drain and source Ohmic contacts are formed by electron-beam evaporation of Au/Ge/Au/Ni/Au metal layers and lift-off process. The metallization annealing is done in rapid thermal annealing at 400 °C, nitrogen ambient for 30 s. Gate oxide etch-back process is performed using diluted buffered oxide etch followed by the formation of electron-beam evaporated high work-function Pt/Au metal gate electrodes.<sup>7</sup> The purpose of the gate oxide etch back is to remove the impurities at the surface of ALD dielectrics such as residual arsenic oxide  $(As_2O_5)$  (Ref. 17) and contaminants from photoresist which could otherwise degrade the metal-oxide interface. The source-gate and drain-gate spacings are 3 and 6  $\mu$ m, respectively. E-mode HEMTs with gate oxide completely etched away are also fabricated for comparison.

We first focus on a GaAs MOS-HEMT with 3 nm Al<sub>2</sub>O<sub>3</sub> as gate dielectric. Figure 1(b) shows well-behaved dc  $I_{ds}$ - $V_{ds}$  characteristic with a gate bias from 0 to 3.5 V in steps of +0.5 V. The measured MOS-HEMT has a gate length  $L_g$  of



FIG. 1. (a) A cross section of an E-mode  $Al_2O_3/GaAs$  MOS-HEMT and (b) *I-V* characteristic of a 1  $\mu$ m gate-length GaAs MOS-HEMT with a 3 nm ALD  $Al_2O_3$  as a gate dielectric.

Downloaded 08 Jan 2009 to 128.46.220.88. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp

<sup>&</sup>lt;sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: yep@purdue.edu

<sup>© 2007</sup> American Institute of Physics



FIG. 2. (a) Drain current vs gate bias in both forward (filled circles) and reverse (empty circles) sweep directions. The solid line is extrinsic transconductance vs gate bias at  $V_{ds}$ =3 V. (b) Bidirectional 10 KHz and 1 MHz gate capacitance vs gate voltage with both source and drain grounded.

1.0  $\mu$ m and gate width  $L_w$  of 100  $\mu$ m. A maximum drain current of 211 mA/mm is obtained at a gate bias of 3.5 V and a drain bias of 3 V. Figure 2(a) illustrates the drain current as a function of the gate bias in both forward and reverse sweep directions in the saturation region. The  $I_{ds}$  vs  $V_{gs}$ shows negligible hysteresis. The extrinsic peak transconductance  $G_m$  is ~90 mS/mm. The intrinsic peak  $G_m$  is ~116 mS/mm by considering the access sheet resistance of 1.5  $\Omega$  mm at the source side and the contact resistance of 1.0  $\Omega$  mm measured from transmission line method. Threshold voltage ( $V_T$ ) of 0.21 V is extracted from the drain current versus gate voltage data by linear extrapolation technique at the peak transconductance gate bias and 0.3 V drain bias.

Figure 2(b) shows 10 KHz and 1 MHz bidirectional *C-V* measurements on the same device of Figs. 1(b) and 2(a). Four traces are completely overlapped with near zero hysteresis and frequency dispersion. The accumulation capacitance value is reasonably consistent with the theoretical value for 3 nm Al<sub>2</sub>O<sub>3</sub> and 23 nm AlGaAs. These excellent *C-V* characteristics and negligible hysteresis in *I-V* characteristics demonstrate that the high quality of Al<sub>2</sub>O<sub>3</sub>/AlGaAs interface is achieved. More studies are needed to understand what and how the potential traps at Al<sub>2</sub>O<sub>3</sub>/AlGaAs interface could affect *I-V* and *C-V* characteristics on MOS-HEMT structures.

For MOS-HEMTs with 6-nm-thick Al<sub>2</sub>O<sub>3</sub> gate dielectric, the shift in  $V_T$  compared to the device with 3 nm gate dielectric is about 0.02 V (quasi-E mode<sup>7</sup>) while the maximum drain current, extrinsic peak  $G_m$ , and intrinsic peak  $G_m$ are improved to 263, 165, and 275 mS/mm, respectively.

As shown in Fig. 3(a), the good MOS interface quality is further verified by comparing the subthreshold characteristic of MOS-HEMTs of two oxide thicknesses and a similarly designed HEMT. The subthreshold swing of all three devices is ~90 mV/decade. The introduced Al<sub>2</sub>O<sub>3</sub>/AlGaAs interface does not degrade the device on-off performance. From the *m* factor, defined as 60 mV/decade  $(1+C_{it}/C_{ox})$ , the interface



FIG. 3. (a) Subthreshold characteristics of three devices with 3 nm Al<sub>2</sub>O<sub>3</sub>, 6 nm Al<sub>2</sub>O<sub>3</sub> and without oxide at  $V_{ds}$ =0.3 V. (b) Gate leakage characteristics of the same three devices with both source and drain grounded. (c) Effective mobility vs effective field measured from 20  $\mu$ m gate-length devices at  $V_{ds}$ =0.3 V.

trap density  $(D_{it})$  is estimated to be  $\sim 1 \times 10^{12}$ /cm<sup>2</sup> eV. Here,  $C_{\text{ox}}$  is the serial capacitance of Al<sub>2</sub>O<sub>3</sub> and AlGaAs layers and  $C_{\rm it}$  is the existing interface trap capacitance. The gate leakage characteristic of the same three devices is also presented in Fig. 3(b). By inserting a 3-6 nm thin oxide layer, gate leakage current is significantly reduced by 3-5 orders of magnitude depending on different gate bias conditions. The ultrathin dielectric can also prevent the downgrading of subthreshold swing on HEMT due to higher gate leakage, as shown in Fig. 3(a). The  $I_{off}/I_{off}$  ratio is  $3 \times 10^3$  at  $V_{gs}=3$  V (on),  $V_{gs}=0$  V (off), and  $V_{ds}=3$  V. The channel effective mobility of the MOS-HEMTs is deduced from I-V of the transistors with  $L_g=20 \ \mu m$  and the accumulation capacitance measured in Fig. 2(b). Peak effective mobility values of  $3050 \text{ cm}^2/\text{V} \text{ s}$  (3 nm oxide) and  $4250 \text{ cm}^2/\text{V} \text{ s}$  (6 nm oxide) are obtained in Fig. 3(c). These effective mobility values are among the highest reported for GaAs devices.<sup>7,11</sup> The high effective mobility is beneficial from high low-field electron mobility of InGaAs and modulation-doping heterostructures, while the maximum drain current is limited by saturation velocity when the gate length approaches  $5-10 \ \mu m$  and  $V_{\rm ds}$ =3 V. There is no significant degradation of effective mobility from Hall mobility due to the low  $D_{it}$  at the Al<sub>2</sub>O<sub>3</sub>/AlGaAs interface and well-controlled device fabrication process.<sup>11</sup> The 6 nm oxide MOS-HEMT exhibits higher transconductance and channel mobility due to its lower threshold voltage.

The S-parameters of both device and probe pads are measured under different bias conditions up to 40 GHz and de-embedding is done according to the three step deembedding technique introduced by Vandamme *et al.*<sup>18</sup> The maximum cutoff frequency  $(f_T)$  and maximum oscillation frequency  $(f_{max})$  of the MOS-HEMTs are determined by varying the gate bias condition. Under 3 V drain bias and 0.7 V gate bias, maximum  $f_T$  and  $f_{max}$  for the 3 nm Al<sub>2</sub>O<sub>3</sub> MOS-HEMT are 10.9 and 13.8 GHz, respectively. For the 6 nm Al<sub>2</sub>O<sub>3</sub> MOS-HEMT under the same biasing conditions,  $f_T$  and  $f_{max}$  are improved to 27.3 and 39.9 GHz, respectively. Note that the higher  $f_T$  and  $f_{max}$  of the 6 nm Al<sub>2</sub>O<sub>3</sub> MOSHEMT reflect the larger transconductance value of the device.

Low frequency noise measurement is an additional approach to study MOS interface properties. To further evaluate the interface quality of the present GaAs MOS-HEMTs, the low frequency noise (1/f) spectral density of the drain in the linear operating regime is measured and the value of Hooge's constant  $\alpha_H$  is extracted. The  $\alpha_H$  value for 3 nm Al<sub>2</sub>O<sub>3</sub> MOS-HEMT is about  $3.7 \times 10^{-5}$ , which is slightly higher than  $6.0 \times 10^{-6}$  measured from HEMTs and much superior to the value of  $1.0 \times 10^{-3}$  obtained from HfO<sub>2</sub>/Si MOSFETs.<sup>19</sup> Note that the commercial GaAs MESFETs have  $\alpha_H$  values of  $5.6-7.6 \times 10^{-5}$  (Ref. 20).

In summary, we have demonstrated E-mode GaAs MOS-HEMTs with *ex situ* ALD  $Al_2O_3$  as gate dielectric. The E-mode operation is realized by implementation of gate recess and high work-function gate metal to shift the  $V_T$ ,<sup>7</sup> being different from the traditional inversion-type E-mode devices. The high-mobility electrons are constrained in semiconductor heterojunctions or quantum wells instead of oxide-semiconductor interfaces. Due to the need of thick Al-GaAs layer to confine electrons, the devices are hard to scale down to 100 nm for ultimate CMOS applications. However, these devices may find a wide range of applications in the

Downloaded 08 Jan 2009 to 128.46.220.88. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp

traditional compound semiconductor fields such as wireless electronics or optoelectronics. Similar device performance is also demonstrated by using ALD HfO<sub>2</sub> or HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> nano-laminates as gate dielectrics.

The work is supported in part by NSF (Grant No. ECS-0621949) and the SRC MARCO MSD Focus Center.

- <sup>1</sup>H. Ishikawa, H. Kusakawa, K. Suyama, and M. Fukuta, in Proceedings of 1977 Inst. Solid State Circuits Conf., 1997 (unpublished), 200.
- <sup>2</sup>T. Onuma, A. Tamura, T. Uenoyama, H. Tsujii, K. Nishii, and H. Yagita, IEEE Electron Device Lett. **4**, 409 (1983).
- <sup>3</sup>K. Eisenbeiser, R. Droopad, and J.-H. Huang, IEEE Electron Device Lett. **20**, 507 (1999).
- <sup>4</sup>D. C. Dumka, H. Q. Tserng, M. Y. Kao, E. A. Beam III, and P. Saunier, IEEE Electron Device Lett. **24**, 135 (2003).
- <sup>5</sup>M. Passlack, M. Hong, J. P. Mannaerts, R. L. Opila, S. N. G. Chu, N. Moriya, F. Ren, and J. R. Kwo, IEEE Trans. Electron Devices **44**, 214 (1997).
- <sup>6</sup>M. Hong, J. Kwo, A. R. Korton, J. P. Mannaerts, and A. M. Sergent, Science **283**, 1897 (1999).
- <sup>7</sup>K. Rajagopalan, R. Droopad, J. Abrokwah, P. Zurcher, P. Fejes, and M. Passlack, IEEE Trans. Electron Devices **28**, 100 (2007).
- <sup>8</sup>P. D. Ye, G. D. Wilk, J. Kwo, B. Yang, H.-J. L. Gossmann, M. Frei, S. N. G. Chu, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, IEEE Electron Device Lett. **24**, 209 (2003).
- <sup>9</sup>P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, H.-J. L. Gossmann, S. N. G. Chu,

- S. Nakahara, H.-J. L. Gossmann, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, Appl. Phys. Lett. **83**, 180 (2003).
- <sup>10</sup>P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, H.-J. L. Gossmann, M. Hong, K. Ng, and J. Bude, Appl. Phys. Lett. **84**, 434 (2004).
- <sup>11</sup>Y. Sun, S. J. Koester, E. W. Kiewra, K. E. Fogel, D. K. Sadana, D. J. Webb, J. Fompeyrine, J.-P. Locquet, M. Sousa, and R. Germann, in *Conference Digest of 64th Device Research Conference*, 2006 (unpublished), 49.
- <sup>12</sup>I. Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and J. C. Lee, Tech. Dig. - Int. Electron Devices Meet. **2006**, 829.
- <sup>13</sup>S. Oktyabrsky, V. Tokranov, M. Yakimov, R. Moore, S. Koveshnikov, W. Tsai, F. Zhu, and J. C. Lee, Mater. Sci. Eng., B **135**, 272 (2006).
- <sup>14</sup>H. C. Lin, P. D. Ye, and G. D. Wilk, Appl. Phys. Lett. 87, 182904 (2005).
- <sup>15</sup>Y. Xuan, H. C. Lin, and P. D. Ye, IEEE Trans. Electron Devices **54**, 1811 (2007).
- <sup>16</sup>T. Yang, Y. Xuan, D. Zemlyanov, T. Shen, Y. Q. Wu, J. M. Woodall, P. D. Ye, F. S. Aguirre-Tostado, M. Milojevic, S. McDonnell, and R. M. Wallace, Appl. Phys. Lett. **91**, 142122 (2007).
- <sup>17</sup>M. L. Huang, Y. C. Chang, C. H. Chang, Y. J. Lee, P. Chang, J. Kwo, T. B. Wu, and M. Hong, Appl. Phys. Lett. **87**, 252104 (2005).
- <sup>18</sup>E. P. Vandamme, D. M. M.-P. Schreurs, and C. van Dinther, IEEE Trans. Electron Devices 48, 737 (2001).
- <sup>19</sup>B. Min, S. P. Devireddy, Z. Celik-Butler, F. Wang, A. Zlotnicka, H. Tseng, and P. J. Tobin, IEEE Trans. Electron Devices **51**, 1679 (2004).
- <sup>20</sup>K. H. Duh and A. van der Ziel, IEEE Trans. Electron Devices **32**, 662 (1985).