

# Atomic-layer-deposited ZnO thin-film transistors with various gate dielectrics

Jaehyun Yang<sup>1</sup>, Joong Keun Park<sup>1</sup>, Sunkook Kim<sup>2</sup>, Woong Choi<sup>3</sup>, Sangyoon Lee<sup>4</sup>, and Hyungsub Kim<sup>\*1</sup>

<sup>1</sup> School of Advanced Materials Science and Engineering, Sungkyunkwan University, Suwon 440-746, Korea

<sup>2</sup> College of Electronics and Information, Institute for Laser Engineering, Kyung Hee University, Yongin 446-701, Korea

<sup>3</sup> School of Advanced Materials Engineering, Kookmin University, Seoul 136-702, Korea

<sup>4</sup> Samsung Advanced Institute of Technology, Yongin 446-712, Korea

Received 17 April 2012, revised 14 May 2012, accepted 11 June 2012

Published online 10 July 2012

**Keywords** atomic layer deposition, gate dielectrics, high-*k* dielectrics, thin film transistors, ZnO

\* Corresponding author: e-mail hsubkim@skku.edu, Phone: +82 31 290 7363, Fax: +82 31 290 7371

We have investigated the effects of gate dielectric layers having different microstructures on the crystallographic properties and device performances of atomic-layer-deposited (ALD) ZnO thin-film transistors (TFTs) in a bottom-gated structure. Among three gate dielectric materials (thermally grown SiO<sub>2</sub>, ALD-HfO<sub>2</sub>, and ALD-Al<sub>2</sub>O<sub>3</sub>), the ALD-ZnO layer on Al<sub>2</sub>O<sub>3</sub>

exhibited the best crystallinity and surface morphology due to the excellent surface roughness and/or hydrophilic surface polarity of the amorphous Al<sub>2</sub>O<sub>3</sub> layer. As a result, it showed the best TFT performance, including field-effect mobility (~3.9 cm<sup>2</sup>/Vs), subthreshold swing (~1.35 V/decade), and on/off ratio (~5 × 10<sup>7</sup>).

© 2012 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

**1 Introduction** There has been a continuous pursuit of high-performance thin-film transistors (TFTs) that have low-temperature process capability to realize mechanically flexible and/or optically transparent displays [1]. ZnO-based TFTs are particularly attractive since they can provide relatively high mobility, low temperature processing, compatibility with flexible substrates, and optical transparency [2]. Among several deposition methods for ZnO thin films, growing interest has been given to an atomic layer deposition (ALD) technique, as it allows high-precision thickness control, high uniformity to achieve large-area deposition, and low defect density [3].

In addition to the study of metal-oxide-based channel layer itself, lots of studies have focused on high-*k* films synthesized via either ALD or other techniques, which could be used as gate dielectric materials to improve TFT performance [4–10]. When ALD-ZnO is used as a channel layer in a bottom-gated TFT structure, the identity of the underlying gate dielectric is extremely important, because the ALD process is strongly dependent on the starting surface condition due to its surface-saturation controlled deposition kinetics [11]. Meanwhile, a single-layered ALD-high-*k* gate dielectric film may not be well-suited for commercial TFT technology, because it requires a long process time to reach a

thickness that can allow a sufficiently low gate leakage current (<10<sup>-12</sup> A) in a bottom-gated TFT structure.


In this study, we investigated the effect of different gate dielectric materials – thermally grown SiO<sub>2</sub>, ALD-Al<sub>2</sub>O<sub>3</sub>, and ALD-HfO<sub>2</sub> films – on bottom-gated ALD-ZnO TFT performance. In the case of the high-*k* gate dielectric samples, a stacked structure (thin ALD-high-*k* film on thermally-grown SiO<sub>2</sub> film) was used to minimize the gate leakage current. We show that the crystallographic and surface morphological properties of the ALD-ZnO films strongly depend on the underlying gate dielectric layers, and also strongly correlate with the resulting TFT characteristics.

**2 Experimental** We fabricated typical bottom-gated TFTs with three different gate dielectric structures, including SiO<sub>2</sub> (300 nm), HfO<sub>2</sub> (50 nm)/SiO<sub>2</sub> (250 nm), and Al<sub>2</sub>O<sub>3</sub> (50 nm)/SiO<sub>2</sub> (250 nm), on highly doped n-type Si (100) wafers. Initially, a 300-nm-thick SiO<sub>2</sub> layer was grown by a thermal oxidation process. For samples with high-*k* layers, the SiO<sub>2</sub> was etched down to a thickness of 250 nm using a buffered HF solution. This was done to maintain identical total physical thickness of the stacked gate dielectrics structures, which prevents increases in the gate leakage current. For the deposition of the Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> films,


thermal ALD was used at 300 °C using trimethylaluminium and tetrakis-(ethylmethylamino)hafnium metal-organic (MO) precursors, respectively, with H<sub>2</sub>O oxidant. On all the samples, the ALD growth of 30-nm-thick ZnO channel layers was subsequently performed at 150 °C using diethylzinc (DEZn) and H<sub>2</sub>O precursors. The fabrication of the ALD-ZnO TFTs was completed by patterning e-beam evaporated Au (80 nm)/Ti (10 nm) electrodes by an optical photolithography process. The ZnO-channel region was finally defined by UV photolithography and subsequent etching with a diluted HF solution. Before all of the following characterizations, post-deposition annealing (PDA) was performed at 300 °C for 3 min in oxygen ambient to control the carrier concentration in the ALD-ZnO films.

The crystal structures of the ALD-ZnO films were examined both by transmission electron microscopy (TEM) and by an X-ray diffractometer (XRD). Their surface morphologies and carrier densities were characterized by atomic force microscopy (AFM) and a Hall-effect measurement system, respectively. In addition, the surface polarity of the dielectric layers was measured by a contact angle measurement system. The electrical characteristics of the fabricated TFT devices were evaluated on the devices with a channel length of 10 μm and a width of 100 μm using a Hewlett-Packard 4145B semiconductor parameter analyzer.

**3 Results and discussion** First, in order to investigate the effect of the underlying dielectrics on the crystallographic evolution of the subsequently grown ALD-ZnO films, we obtained out-of-plane XRD patterns, which are shown in Fig. 1. For the ZnO films deposited on the amorphous dielectric layers (SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>), only a strong (0002) reflection from the ZnO film was identified, revealing a preferentially oriented polycrystalline ZnO growth. Between these two samples, more preferential growth of the ZnO film occurred on the Al<sub>2</sub>O<sub>3</sub> surface than on the SiO<sub>2</sub> surface. From the (0002) reflections of the ALD-ZnO films grown on SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> layers, full-width at half-maximum values of ~0.48° and ~0.3° were obtained, respectively, which implies a larger grain size of the ZnO film on Al<sub>2</sub>O<sub>3</sub> than on SiO<sub>2</sub> according to the Scherrer's




**Figure 1** (online color at: www.pss-a.com) Out-of-plane XRD patterns obtained from the ALD-ZnO films grown on various gate dielectric layers. In the figure, *m* stands for a monoclinic phase.




**Figure 2** Cross-sectional TEM images of the ALD-ZnO films grown on various gate dielectric layers: (a and d) thermally grown SiO<sub>2</sub>, (b and e) ALD-HfO<sub>2</sub>, and (c and f) ALD-Al<sub>2</sub>O<sub>3</sub> films. (d–f) are the enlarged ZnO film images of (a–c).

formula [12]. Unlike the ALD-ZnO film on the amorphous dielectrics, the ZnO film deposited on the polycrystalline HfO<sub>2</sub> (monoclinic phase) surface exhibited a randomly oriented polycrystalline nature, which was further verified by the following TEM analysis. This elucidates that the underlying polycrystalline HfO<sub>2</sub> film with a random orientation greatly affects the crystallinity of the subsequently deposited ZnO film.

Once we found that the crystallographic properties of the ALD-ZnO layers are significantly influenced by the microstructures of the underlying dielectrics, detailed structural properties, and surface morphologies of the ZnO films were further investigated by taking cross-sectional TEM and surface AFM images, respectively (Figs. 2 and 3). Coinciding with the XRD result, a preferentially oriented columnar structure was observed in the ZnO film on the amorphous SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> layers, whereas a more randomly oriented polycrystalline structure was found on the partially crystallized HfO<sub>2</sub> layer, as shown in Fig. 2. More interestingly, the ZnO films deposited on the SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> dielectrics have much smoother surfaces than on HfO<sub>2</sub>, which was also confirmed by an AFM measurement, shown in Fig. 3. The root-mean-square (rms) surface roughnesses of the ZnO film on SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, and HfO<sub>2</sub> were ~0.9, ~0.6, and ~3.4 nm, respectively. In contrast to the amorphous SiO<sub>2</sub>



**Figure 3** (online color at: www.pss-a.com) Surface morphologies of the ALD-ZnO films grown on various gate dielectric layers: (a) thermally-grown SiO<sub>2</sub>, (b) ALD-HfO<sub>2</sub>, and (c) ALD-Al<sub>2</sub>O<sub>3</sub> films.




**Figure 4** Contact angle measurement results on (a) thermally grown SiO<sub>2</sub>, (b) ALD-HfO<sub>2</sub>, and (c) ALD-Al<sub>2</sub>O<sub>3</sub> films.

and Al<sub>2</sub>O<sub>3</sub> layers, which have smooth surface morphologies, the as-grown HfO<sub>2</sub> film has a rough surface due to its polycrystalline microstructure, which is believed to be directly transferred to the overlying ZnO layer due to the conformally depositing nature of the ALD-ZnO process.

In addition to the morphology of the starting surface, polarity is another important parameter that determines the consequential microstructural properties of the depositing film in a typical surface-adsorption activated ALD process [11]. Figure 4 presents the contact angle measurement results showing the images of water droplets on various dielectric surfaces. The contact angles were  $\sim 35^\circ$  (on Al<sub>2</sub>O<sub>3</sub>),  $\sim 42^\circ$  (on SiO<sub>2</sub>), and  $\sim 61^\circ$  (on HfO<sub>2</sub>) in an ascending order, which can be explained by two possible origins: surface roughness and surface energy effects. The contact angle can increase as the surface gets rougher [13] and it matches well with the AFM result. In addition, the surface energies of amorphous Al<sub>2</sub>O<sub>3</sub> ( $\sim 700$  mJ/m<sup>2</sup>) [14] and SiO<sub>2</sub> ( $\sim 300$  mJ/m<sup>2</sup>) [15] are higher than that of HfO<sub>2</sub> ( $\sim 44$  mJ/m<sup>2</sup>) [16], which implies that surfaces of the Al<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> layers are much more hydrophilic than that of the HfO<sub>2</sub> layer. Since the hydrophilic surface has many hydroxyl (OH<sup>-</sup>) groups that can easily react with ALD MO precursors [17], it is expected that the smooth Al<sub>2</sub>O<sub>3</sub> surface can provide many preferential adsorption sites for the DEZn precursor during the ALD-ZnO process, which may incur well-oriented and large grain-sized ZnO film growth, as was observed in the XRD and TEM results. This explanation can also be applied to the observed differences in the ZnO crystallinity on SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> samples.

Figure 5 shows the output [drain current vs. drain voltage ( $I_D - V_D$ )] and transfer [ $I_D$  vs. gate voltage ( $I_D - V_G$ )] characteristics of the ALD-ZnO transistors fabricated on various dielectric structures. In addition, some of the device parameters extracted from the measured curves are listed in Table 1. Among the three fabricated samples, the ALD-ZnO transistor with an Al<sub>2</sub>O<sub>3</sub> gate dielectric showed the best performance, as anticipated from the above-mentioned



**Figure 5** (online color at: www.pss-a.com) (a–c) Output and (d–f) transfer characteristics of the ALD-ZnO TFTs with (a and d) thermally grown SiO<sub>2</sub>, (b and e) ALD-HfO<sub>2</sub>, and (c and f) ALD-Al<sub>2</sub>O<sub>3</sub> gate dielectrics. For the transfer characteristics, the drain voltage ( $V_D$ ) was fixed at 10 V and the gate current ( $I_G$ ) was measured from the sample after PDA.

crystallographic properties and surface morphology. In typical polycrystalline semiconducting channel materials, the carrier mobility increases as the grain size increases because the large grains can minimize carrier scattering via defective grain boundaries [18]. Furthermore, the mobility in ZnO has an anisotropic property: the mobility along the *a*-axis is about twice as high as that along the *c*-axis [19]. Therefore, it can be expected that the highly *c*-axis-oriented ZnO film on Al<sub>2</sub>O<sub>3</sub> with the largest grain size and smallest rms would exhibit the highest field-effect mobility compared to other samples, which agrees well with the measured data. In contrast, the lowest field-effect mobility is expected from the TFT with HfO<sub>2</sub>, because the overlying ALD-ZnO film has a randomly oriented polycrystalline structure with small grains, as well as the worst interface morphology, which can act as an additional scattering center.

It needs to be mentioned that the carrier concentration estimated from the Hall-effect measurement in Table 1 shows an interesting trend with respect to the field-effect mobility. The increasing order of the field-effect mobility also follows that of the carrier concentration after PDA. For the single crystal semiconductors, a carrier concentration that is too high can reduce the carrier mobility as it provides

**Table 1** Summary of the ALD-ZnO TFT parameters with various gate dielectric layers. The carrier density was measured by a Hall-effect measurement system.

gate dielectric	field effect mobility (cm <sup>2</sup> /Vs)	subthreshold swing (V/decade)	$I_{on/off}$ ratio	carrier density after PDA (/cm <sup>3</sup> )
SiO <sub>2</sub>	$\sim 0.9$	$\sim 2.26$	$\sim 8 \times 10^6$	$\sim 2 \times 10^{17}$
HfO <sub>2</sub> /SiO <sub>2</sub>	$\sim 0.4$	$\sim 4.45$	$\sim 2 \times 10^5$	$\sim 9 \times 10^{16}$
Al <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub>	$\sim 3.9$	$\sim 1.35$	$\sim 5 \times 10^7$	$\sim 8 \times 10^{17}$

more possibility for carrier-to-carrier scattering [20]. However, for the polycrystalline semiconductors, the relationship between the carrier concentration and mobility is quite complex due to the existence of critical carrier concentration ( $N^*$ ) [21]. When the carrier concentration is above  $N^*$ , the barrier height at grain boundaries decreases, and mobility increases as a consequence. For instance,  $N^*$  of a poly-silicon film with a grain size of  $\sim 20$  nm and a trap density of  $3 \times 10^{12}/\text{cm}^2$  was computed to be  $\sim 10^{18}/\text{cm}^3$ , and its Hall mobility was relatively proportional to the carrier concentration in the range of  $10^{18}$ – $10^{20}/\text{cm}^3$  [22]. Therefore, although precise information on  $N^*$  of ALD-ZnO is unavailable at this point, it is not unreasonable to expect higher mobility in the ZnO film with the highest carrier concentration on  $\text{Al}_2\text{O}_3$  than that on other dielectric layers.

The carrier concentration is also closely related to the subthreshold swing ( $S$ ), which is given by

$$S = \log(10) \frac{kT}{q} \left( 1 + \frac{C_d + C_{it}}{C_{ox}} \right), \quad (1)$$

where  $k$ ,  $T$ ,  $q$ ,  $C_d$ ,  $C_{it}$ , and  $C_{ox}$  are the Boltzmann constant, temperature, unit charge, capacitance of depletion region, capacitance of interface traps, and capacitance of the gate dielectric, respectively. Hence,  $S$  in the ALD-ZnO TFTs is thought to be a combined result of carrier concentration (affecting  $C_d$ ), interface trap density (affecting  $C_{it}$ ), and the dielectric constant of the underlying gate dielectric (affecting  $C_{ox}$ ). In this experiment,  $C_{ox}$  is the apparent value including the underlying  $\text{SiO}_2$  film for the high- $k/\text{SiO}_2$  stacked structure, which can be approximated by assuming a serially connected capacitor structure. The ZnO TFT with  $\text{Al}_2\text{O}_3$  has the highest carrier concentration as estimated from the Hall-effect measurement in Table 1 (hence, the highest  $C_d$ ). However, it shows the lowest  $S$  because it has higher  $C_{ox}$  than  $\text{SiO}_2$  and will probably have an overwhelmingly low interface trap density than  $\text{HfO}_2$ . Likewise, in spite of the highest  $C_{ox}$  value of  $\text{HfO}_2$  and the lowest carrier concentration (hence, the lowest  $C_d$ ), the ZnO TFT with  $\text{HfO}_2$  resulted in the highest  $S$  because the rough interface will probably generate a significantly higher interface trap density than that of the ZnO TFT with  $\text{Al}_2\text{O}_3$  or  $\text{SiO}_2$ . Note that high interfacial trapping states in the grain boundary can build up larger energy barrier height in the depletion region, affecting  $C_d$  and  $C_{it}$ . However, more work is needed on the effect of interface trap density in the future as it is beyond the scope of our present study.

**4 Conclusion** In summary, we fabricated and characterized bottom-gated ALD-ZnO TFTs with various gate dielectric structures including  $\text{SiO}_2$ , ALD- $\text{Al}_2\text{O}_3$ , and ALD- $\text{HfO}_2$ . When ALD-ZnO films were deposited, ALD- $\text{Al}_2\text{O}_3$  substrate resulted in the highest  $c$ -axis aligned crystallinity with the largest grain size and the best surface morphology, which were attributed to the lowest surface roughness with the most hydrophilic surface of the amorphous  $\text{Al}_2\text{O}_3$ . The microstructural and interface properties of the ALD-ZnO

films affected by the underlying gate dielectrics largely determined the final TFT characteristics: the ALD-ZnO TFT with the ALD- $\text{Al}_2\text{O}_3$  showed the best transistor performance among others, including the highest field-effect mobility ( $\sim 3.9 \text{ cm}^2/\text{Vs}$ ), the lowest subthreshold swing ( $\sim 1.35 \text{ V/decade}$ ), and the highest on/off ratio ( $\sim 5 \times 10^7$ ). These results emphasize the important technical implication in controlling the microstructure and interface of the ZnO layer by optimizing the underlying gate dielectrics for future high-performance display devices on flexible substrates.

**Acknowledgements** This work was supported by the WCU program through the NRF of Korea funded by the MEST (Grant No. R32-2009-000-10124-0).

## References

- [1] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, *Nature* **432**, 488 (2004).
- [2] Ü. Özgür, Ya. I. Alivov, C. Liu, A. Teke, M. A. Reshchikov, S. Dogan, V. Avrutin, S.-J. Cho, and H. Morkoc, *J. Appl. Phys.* **98**, 041301 (2005).
- [3] L. Niinistö, J. Päiväsäari, J. Niinistö, M. Putkonen, and M. Nieminen, *Phys. Status Solidi A* **201**, 1443 (2004).
- [4] D.-H. Son, D.-H. Kim, J.-H. Kim, S.-J. Sung, E.-A. Jung, and J.-K. Kang, *Electrochem. Solid State Lett.* **13**, H274 (2010).
- [5] N. Huby, S. Ferrari, E. Guziewicz, M. Godlewski, and V. Osinniy, *Appl. Phys. Lett.* **92**, 023502 (2008).
- [6] B.-Y. Oh, Y.-H. Kim, H.-J. Lee, B.-Y. Kim, H.-G. Park, J.-W. Han, G.-S. Heo, T.-W. Kim, K.-Y. Kim, and D.-S. Seo, *Semicond. Sci. Technol.* **26**, 085007 (2011).
- [7] M. S. Oh, K. Lee, J. H. Song, B. H. Lee, M. M. Sung, D. K. Hwang, and S. Im, *J. Electrochem. Soc.* **155**, H1009 (2008).
- [8] G. Adamopoulos, S. Thomas, D. D. C. Bradley, M. A. McLachlan, and T. D. Anthopoulos, *Appl. Phys. Lett.* **98**, 123503 (2011).
- [9] K. Lee, J. H. Kim, S. Im, C. S. Kim, and H. K. Baik, *Appl. Phys. Lett.* **89**, 133507 (2006).
- [10] S. Gieraltowska, L. Wachnicki, B. S. Witkowski, M. Godlewski, and E. Guziewicz, *Thin Solid Films* **520**, 4694 (2012).
- [11] J. P. Lee, Y. J. Jang, and M. M. Sung, *Adv. Funct. Mater.* **13**, 873 (2003).
- [12] B. D. Cullity, *Elements of X-Ray Diffraction*, 2nd ed. (Addison-Wesley, London, 1978), p. 167.
- [13] R. N. Wenzel, *Ind. Eng. Chem.* **28**, 988 (1936).
- [14] S. Ram, *Acta Mater.* **49**, 2297 (2001).
- [15] Y. M. Chiang, D. P. Birnie III, and W. D. Kingery, *Physics Ceramics* (Wiley, New York, 1997), p. 358.
- [16] S. Lee, S. S. Lee, J. H. Park, I.-S. Park, and J. Ahn, *Jpn. J. Appl. Phys.* **48**, 06FD06 (2009).
- [17] S. Bang, S. Lee, S. Jeon, S. Kwon, W. Jeong, H. Kim, L. Shin, H. J. Chang, H. Park, and H. Jeon, *Semicond. Sci. Technol.* **24**, 025008 (2009).
- [18] F. M. Hossain, J. Nishii, S. Takagi, A. Ohtomo, T. Fukumura, and M. Kawasaki, *J. Appl. Phys.* **94**, 7768 (2003).
- [19] Y. Kinemuch, H. Nakano, H. Kaga, S. Tanaka, K. Uematsu, and K. Watari, *J. Am Ceram. Soc.* **94**, 2339 (2011).
- [20] J. Goldberger, D. J. Sirbully, M. Law, and P. Yang, *J. Phys. Chem. B* **109**, 9 (2005).
- [21] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, *J. Appl. Phys.* **53**, 1193 (1982).
- [22] J. Y. W. Seto, *J. Appl. Phys.* **46**, 5247 (1975).