This article was downloaded by: [Kyunghee University - Suwon (Global) Campus] On: 19 July 2014, At: 00:37 Publisher: Taylor & Francis Informa Ltd Registered in England and Wales Registered Number: 1072954 Registered office: Mortimer House, 37-41 Mortimer Street, London W1T 3JH, UK



## Journal of Information Display

Publication details, including instructions for authors and subscription information: <u>http://www.tandfonline.com/loi/tjid20</u>

# Electrical performance of local bottom-gated MoS<sub>2</sub> thin-film transistors

Junyeon Kwon<sup>a</sup>, Inturu Omkaram<sup>a</sup>, Wongeun Song<sup>a</sup>, Minjung Kim<sup>a</sup>, Hong Young Ki<sup>a</sup>, Woong Choi<sup>b</sup> & Sunkook Kim<sup>a</sup>

<sup>a</sup> Department of Electronics and Radio Engineering, Kyung Hee University, Yongin-si, Gyeonggi-do 446-701, Korea

<sup>b</sup> School of Advanced Materials Engineering, Kookmin University, Seoul 136-702, Korea Published online: 19 May 2014.

To cite this article: Junyeon Kwon, Inturu Omkaram, Wongeun Song, Minjung Kim, Hong Young Ki, Woong Choi & Sunkook Kim (2014): Electrical performance of local bottom-gated MoS<sub>2</sub> thin-film transistors, Journal of Information Display, DOI: <u>10.1080/15980316.2014.917340</u>

To link to this article: <u>http://dx.doi.org/10.1080/15980316.2014.917340</u>

### PLEASE SCROLL DOWN FOR ARTICLE

Taylor & Francis makes every effort to ensure the accuracy of all the information (the "Content") contained in the publications on our platform. However, Taylor & Francis, our agents, and our licensors make no representations or warranties whatsoever as to the accuracy, completeness, or suitability for any purpose of the Content. Any opinions and views expressed in this publication are the opinions and views of the authors, and are not the views of or endorsed by Taylor & Francis. The accuracy of the Content should not be relied upon and should be independently verified with primary sources of information. Taylor and Francis shall not be liable for any losses, actions, claims, proceedings, demands, costs, expenses, damages, and other liabilities whatsoever or howsoever caused arising directly or indirectly in connection with, in relation to or arising out of the use of the Content.

This article may be used for research, teaching, and private study purposes. Any substantial or systematic reproduction, redistribution, reselling, loan, sub-licensing, systematic supply, or distribution in any form to anyone is expressly forbidden. Terms & Conditions of access and use can be found at <a href="http://www.tandfonline.com/page/terms-and-conditions">http://www.tandfonline.com/page/terms-and-conditions</a>



#### Electrical performance of local bottom-gated MoS<sub>2</sub> thin-film transistors

Junyeon Kwon<sup>a†</sup>, Inturu Omkaram<sup>a†</sup>, Wongeun Song<sup>a</sup>, Minjung Kim<sup>a</sup>, Hong Young Ki<sup>a</sup>, Woong Choi<sup>b</sup> and Sunkook Kim<sup>a\*</sup>

<sup>a</sup>Department of Electronics and Radio Engineering, Kyung Hee University, Yongin-si, Gyeonggi-do 446-701, Korea; <sup>b</sup>School of Advanced Materials Engineering, Kookmin University, Seoul 136-702, Korea

(Received 4 February 2014; accepted 10 April 2014)

This paper reports the unique electronic properties of the local bottom-gated MoS<sub>2</sub> thin-film transistors (TFTs) fabricated on glass substrates. The current–voltage (I-V) characteristics of field effect transistors exhibited the on/off ratio of  $\sim 1 \times 10^6$  and mobility higher than 20 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. The doping concentration of MoS<sub>2</sub> flakes extracted by capacitance–voltage (C-V) measurement is approximately  $10^{16}-10^{17}$  cm<sup>-3</sup>. These results demonstrate that the electrical performance of the local bottom-gated TFTs are comparable with the conventional TFTs, providing important technical implications on the feasibility of MoS<sub>2</sub> TFTs.

Keywords: transition metal dichalcogenide; local bottom-gated; MoS<sub>2</sub>; thin-film transistor

#### Introduction

Thin-film transistors (TFTs) in display backplanes have played an essential role in the development of display technologies. As displays require a larger screen size, a smaller form factor, and a higher resolution, the existing channel materials for TFTs, including amorphous silicon, organic semiconductors, low-temperature polysilicon (LTPS), oxide semiconductors, and graphene, have shown limitations such as low carrier mobility, incompatibility with large-area processes, high subthreshold swing, and low on/off ratio [1,2]. To overcome these difficulties, there is a rapidly growing interest in layered semiconductors composed of a transition metal and a chalcogen element [3,4]. Among these transition metal dichalcogenides (TMDCs), molybdenum disulfide (MoS<sub>2</sub>) has been the most investigated because of its intriguing electrical and optical properties [5,6]. The recent reports on the MoS<sub>2</sub> TFTs indicated interesting electrical properties, including high field effect mobility, steep subthreshold slope for low power consumption, high on/off ratio, and electrical reliability [7-10]. These results suggest that MoS<sub>2</sub> can be a strong candidate for TFTs in the next-generation high-resolution liquid crystal displays (LCDs) and organic light-emitting diode (OLED) displays. There have been almost no reports, however, on the local bottom-gated MoS2 TFTs, whose structures are widely used for the actual backplanes in LCDs and OLED displays. Therefore, in this paper, multilayer MoS<sub>2</sub> TFTs with a local bottom-gated structure are demonstrated. The local bottom-gated MoS<sub>2</sub> TFTs presented in this paper were fabricated using processes compatible with those of the conventional TFTs, and the electrical properties of such local bottom-gated  $MoS_2$  TFTs were comparable with those of the conventional TFTs.

#### Device fabrication and experiments

Figure 1 shows a typical example of two-dimensional (2D) atomic layer-based materials for local bottom gated thinfilm transistors. The local bottom-gated MoS<sub>2</sub> TFTs were fabricated as shown in Figure 2(a). First, gate electrodes (Ti  $\sim 10 \text{ nm/Au} \sim 100 \text{ nm}$ ) were patterned on a glass substrate. This procedure formed the local bottom-gated structure. Then an amorphous  $\sim 100$ -nm-thick Al<sub>2</sub>O<sub>3</sub> dielectric layer was deposited on the substrate via atomic layer deposition (ALD) using trimethylaluminum (TMA, UP Chemical Co. Ltd, South Korea) and H<sub>2</sub>O as a precursor and a reactant. The deposition temperature was maintained at 300°C, and the gas injection schedule for one cycle of deposition was 0.5/10/1.5/15 s for the TMA/N<sub>2</sub>/H<sub>2</sub>O/N<sub>2</sub> gases [8]. The multilayer MoS<sub>2</sub> was transferred on the glass substrate from the bulk MoS<sub>2</sub> through mechanical exfoliation. Source/drain electrodes were patterned with Ti (10 nm)/Au (300 nm) using a lift-off method followed by photolithography. After the device fabrication, the TFTs were thermally annealed in a H<sub>2</sub> environment at 200°C for 2 h to improve the interface contact conditions between the metal and the semiconductor. The device structure of the fabricated local bottom-gated MoS<sub>2</sub> TFT was similar to those of the real

<sup>\*</sup>Corresponding author. Email: seonkuk@khu.ac.kr

<sup>&</sup>lt;sup>†</sup>These authors contributed equally to this publication.



Figure 1. (a) Examples of constituting TMDCs. They are made through the formation of  $MX_2$ , where M = transition metal and X = chalcogen, and form a two-dimensional layered structure. (b) Schematic crystal structure of  $MoS_2$ .



Figure 2. (a) Cross-sectional view of the multilayer MoS<sub>2</sub> TFT including an ALD Al<sub>2</sub>O<sub>3</sub> gate insulator (100 nm) and patterned Ti/Au (10 nm/300 nm) S/D electrodes with a local bottom-gated structure. (b) Optical microscope image of the local bottom-gated MoS<sub>2</sub> TFT deposited on top of a glass substrate with a 100-nm-thick Al<sub>2</sub>O<sub>3</sub> layer. The channel width and length of the TFT are 8.5 and 9.5  $\mu$ m, respectively.

commercial device structures of the backplane TFTs in the OLED or LCD technology. An optical microscope image (Olympus BX51M) of the fabricated local bottom-gated MoS<sub>2</sub> TFT is shown in Figure 2(b). The as-exfoliated multilayer MoS<sub>2</sub> on the 100-nm-thick Al<sub>2</sub>O<sub>3</sub> is between the source and drain electrodes with a 9.5  $\mu$ m channel length. The patterned Ti/Au electrodes in the image were defined using photolithography, as mentioned earlier.

#### **Results and discussion**

#### I–V characteristics

The current–voltage (I-V) characteristics were measured to investigate the electrical device performances of the fabricated MoS<sub>2</sub> device. The I-V measurement was performed using the semiconductor characterization system (Keithley 4200 SCS) with a probe station in a local back-gated method, at room temperature. Figure 3 shows the electrical characteristics of the local bottom-gated MoS<sub>2</sub> TFT (gate length, ~9.5  $\mu$ m; width, ~8.5  $\mu$ m) with a 100-nmthick ALD Al<sub>2</sub>O<sub>3</sub> gate insulator. The transfer characteristics and the extracted mobility curve of the MoS<sub>2</sub> TFT are shown in Figure 3(a). The MoS<sub>2</sub> TFT exhibited a maximum transconductance ( $g_m = dI_d/dV_{gs}|_{Vds=1V}$ ) of 1.18  $\mu$ S and showed an n-type behavior with an on- and off-current ratio ( $I_{on}/I_{off}$ ) of ~1 × 10<sup>6</sup>. The field effect mobility of the MoS<sub>2</sub> transistor can be calculated as  $\mu_{\text{eff}} = Lg_m/(WC_{\text{ox}}V_{\text{ds}})$ , where *L* is the channel length, *W* is the channel width, and  $C_{\text{ox}}$  is the back-gate capacitance. The mobility extracted from the transfer curve was 21.4 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> at the linear region ( $V_{\text{ds}} = 1$  V).

Figure 3(b) shows the output curves  $(V_{ds}-I_d)$  of a representative MoS<sub>2</sub> transistor displaying n-channel transistor characteristics. It exhibited robust current saturation characteristics, as evidenced by the fact that the slope of each  $I_d$  curve was flat for a large  $V_{ds}$ . In Figure 3(c), the linear  $V_{ds}-I_d$  curve of the MoS<sub>2</sub> transistor indicates an Ohmic contact being established at the interface. These results show that the local bottom-gated MoS<sub>2</sub> TFT is comparable to the conventional TFTs, such as the amorphous Si, LTPS, or oxide TFT.

#### **C**–V characteristics

Figure 4 shows the capacitance–voltage (C-V) characteristics along the measurement setup. During the measurement, the source and drain contacts were grounded, as shown in Figure 4(a). Due to the very small area of the capacitor, noisy C-V curves were obtained at low frequencies (not shown). In the local bottom-gated structure, the existing parasitic capacitance, such as the pad capacitance, became negligible and, as such, only the pure channel capacitance was considered. The high-frequency C-V curves measured at 1 MHz



Figure 3. I-V characteristics of the local bottom-gated MoS<sub>2</sub> TFT. (a) Transfer curve measured under  $V_{ds} = 1$  V and extracted mobility curve of the MoS<sub>2</sub> transistor. The field effect mobility at the linear region was 21.4 cm<sup>2</sup>/V s, and the  $I_{on}/I_{off}$  was ~10<sup>6</sup>. (b) Output characteristics of the MoS<sub>2</sub> transistor. The curves recorded for various back-gated voltages with a 2 V step. (c) Diode characteristics of the MoS<sub>2</sub> transistor.



Figure 4. C-V measurement of the local bottom-gated MoS<sub>2</sub> TFT. (a) Schematic diagram of the C-V measurement setup. (b) Measured C-V curve of the MoS<sub>2</sub> transistor. The curve was measured under a frequency of 1 MHz.

are shown in Figure 4(b). They exhibit transition from accumulation to depletion as the gate voltage decreases, which is typically observed for an n-type metal-oxide-semiconductor capacitor. The hysteresis observed in the C-V curves (~5 V) is wider than that reported by Liu and Ye [11]. The nature of hysteresis can be speculated based

on its direction: for the n-type capacitor, counterclockwise or clockwise hysteresis indicates that its dominant origin is mobile ions (or) charge injection. Also, the differences in the experimental conditions and device structure might have influenced the hysteresis as the primary origin of the hysteresis was the trapping states induced by the absorbed water molecules on the MoS<sub>2</sub> surface [12,13]. The passivation of the MoS<sub>2</sub> channel layer will be able to significantly reduce the hysteresis. The doping concentration estimated from the *C*–*V* curves was  $\sim 10^{16}$ – $10^{17}$  cm<sup>-3</sup>, which well agrees with the figure reported in these authors' previous publication [8].

#### Conclusion

In summary, local bottom-gated TFTs were fabricated on glass via the mechanical exfoliation of MoS<sub>2</sub>. The current–voltage (I-V) characteristics of the local bottom-gated TFTs showed a high on/off ratio of  $1 \times 10^6$  and mobility exceeding  $20 \text{ cm}^2 \text{V}^{-1} \text{ s}^{-1}$ . The capacitance–voltage (C-V) characteristics measured at 1 MHz exhibited a typical n-type behavior with transition from accumulation to depletion. The doping concentration estimated from the C-V curves was  $\sim 10^{16}-10^{17} \text{ cm}^{-3}$ . The results demonstrate that the electrical performance of the fabricated local bottom-gated MoS<sub>2</sub> TFTs is comparable with those of the real commercial TFTs used in the backplanes of LCD or OLED displays.

#### Funding

This research was supported by the Industrial Strategic Technology Development Program (10045145).

#### References

- T. Kamiya, K. Nomura, and H. Hosono, Sci. Technol. Adv. Mater. 11, 044305 (2010).
- [2] F. Schwierz, Nature Nanotechnol. 5, 487 (2010).
- [3] Q.H. Wang, K. Kalantar-Zadeh, A. Kis, J.N. Coleman, and M.S. Strano, Nature Nanotechnol. 7, 699 (2012).
- [4] M. Chhowalla, H.S. Shin, G. Eda, L-J. Li, K.P. Loh, and H. Zhang, Nature Chem. 5, 263 (2013).
- [5] A. Splendiani, L. Sun, Y. Zhang, T. Li, J. Kim, C. Chim, G. Galli, and F. Wang, Nano Lett. 10, 1271 (2010).
- [6] K.F. Mak, C. Lee, J. Hone, J. Shan, and T.F. Heinz, Phys. Rev. Lett. 105, 136805 (2010).
- [7] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, Nature Nanotechnol. 6, 147 (2011).
- [8] S. Kim, A. Konar, W-S. Hwang, J.H. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J-B. Yoo, J-Y. Choi, Y.W. Jin, S.Y. Lee, D. Jena, W. Choi, and K. Kim, Nat. Commun. 3, 1011 (2012).
- [9] H. Wang, L. Yu, Y-H. Lee, Y. Shi, A. Hsu, M.L. Chin, L-J. Li, M. Dubey, J. Kong, and T. Palacios, Nano Lett. 12, 4674 (2012).
- [10] O. Lopez-Sanchez, D. Lembke, M. Kayci, A. Radenovic, and A. Kis, Nature Nanotechnol. 8, 497 (2013).
- [11] H. Liu and P.D. Ye, IEEE Elec. Dev. Lett. 33, 546 (2012).
- [12] D.J. Late, B. Liu, H.S.S. Ramakrishna Matte, V.P. Dravid, and C.N.R. Rao, ACS Nano 6, 5635 (2012).
- [13] P.B. Shah, M. Amani, M.L. Chin, T.P. O'Regan, F.J. Crowne, and M. Dubey, Solid State Electron. 91, 87 (2014).